Abstract: An ultra high speed current mode logic (CML) latch is proposed in this paper. The latch uses an NMOS transistor controlled by clock signal to improve the tail current of the latching branch, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results