Abstract: This paper, deals with Latch Free Clock Gating technique for reduction of clock power and total power consumption in Low Power Arithmetic and Logic Unit and we have analysed power reduction ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback